[1]
P. Balasubramanian ve K. Anantha, “POWER AND DELAY OPTIMIZED GRAPH REPRESENTATION FOR COMBINATIONAL LOGIC CIRCUITS”, MMM J., c. 1, sy 1, Kas. 2022.